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HEMT TRANSISTOR OF THE NORMALLY According to the present disclosure a HEMT transistor 
OFF TYPE INCLUDING A TRENCH includes : 
CONTAINING A GATE REGION AND a semiconductor heterostructure including a first semi FORMING AT LEAST ONE STEP , AND conductor layer and a second semiconductor layer , the CORRESPONDING MANUFACTURING 5 second semiconductor layer being arranged on top of the METHOD first layer , 
BACKGROUND a trench which extends through the second semiconductor layer and a portion of the first semiconductor layer ; 
Technical Field a gate region of conductive material , which extends in the 
10 trench ; and 
The present disclosure relates to a high - electron - mobility a dielectric region which extends in the trench , coats the 
transistor ( HEMT ) of the normally off type including a gate region , and contacts the semiconductor Heterostructure . 
trench , which comprises a gate region and forms at least one A part of the trench is delimited laterally by a lateral 
step ; further , the present disclosure regards the correspond- structure that forms a first step and the semiconductor 
ing manufacturing method . 15 heterostructure forms a first edge and a second edge of said 
first step , the first edge being formed by the first semicon 
Description of the Related Art ductor layer . 
At least some embodiments of the present disclosure 
As is known , HEMT transistors , which are also known as provide a method for manufacturing a HEMT transistor that 
“ heterostructure field - effect transistors " ( HFETs ) , are 20 includes : 
encountering wide diffusion , since they are characterized by in a semiconductor heterostructure that includes first the possibility of operating at high frequencies , as well as on semiconductor layer and a second semiconductor layer account of their high breakdown voltages . 
For instance , HEMT transistors are known that include arranged on top of the first semiconductor layer , forming a 
AlGaN / GaN heterostructures , which , however , are devices 25 and a portion of the first semiconductor layer , trench that extends through the second semiconductor layer of a normally on type , i.e. , such that , in the absence of 
voltage on the respective gate terminals , there in any case forming a gate region of conductive material within the trench ; occurs passage of current ; equivalently , these transistors are 
said to operate in depletion mode . Since it is generally within the trench , forming a dielectric region that coats 
preferable to provide transistors of the normally off type the gate region and contacts the semiconductor heterostruc 
( equivalently , operating in enrichment mode ) , numerous ture ; and 
variants have been proposed , such as for example the forming a lateral structure that delimits laterally a part of 
transistor described in U.S. Pat . No. 8,587,031 . the trench and forms a first step ; and wherein the semicon 
In detail , U.S. Pat . No. 8,587,031 describes a transistor ductor heterostructure forms a first edge and a second edge 
including a heterostructure of a layer of aluminum gallium of said first step , the first edge being formed by the first 
nitride ( AIGAN ) and by a layer of gallium nitride ( GaN ) , 35 semiconductor layer .
arranged in contact with one another . Further , the transistor 
has a first gate region , which is arranged within a recess that BRIEF DESCRIPTION OF THE SEVERAL 
extends in the AlGaN layer and enables modulation of a VIEWS OF THE DRAWINGS 
channel of the normally off type . 
Today , there are thus available HEMT transistors operat- 40 For a better understanding of the present disclosure , 
ing in enrichment mode . However , these solutions are in any preferred embodiments thereof are now described , purely by case affected by the so - called phenomenon of drain - induced way of non - limiting example and with reference to the barrier lowering ( DIBL ) , also known as “ early - breakdown attached drawings , wherein : phenomenon ” . FIG . 1 is a schematic illustration of a cross - section ( not in Unlike breakdown , the DIBL phenomenon occurs for low 
drain - to - source voltages ( typically , for voltages comprised 45 scale ) of a portion of the present HEMT transistor ; 
between 10 V and 30 V ) and entails , in the presence of a zero FIG . 2 is a schematic perspective view ( not in scale ) of a 
voltage between gate and source , a sudden increase of the trench of the HEMT transistor shown in FIG . 1 ; 
current that circulates between the drain and the source . In FIG . 3 is a schematic illustration of a cross - section ( not in 
greater detail , denoting the voltages present between i ) the scale ) of a portion of the HEMT transistor shown in FIG . 1 ; 
gate and the source and between ii ) the drain and the source FIG . 4 shows two examples of plots , as a function of the 
as the voltages Vgs and Vds , respectively , and the current that drain - to - source voltage , of the leakage current , for a HEMT 
circulates between the drain and the source when Vo = 0 as transistor of a known type and the present HEMT transistor , gs 
the leakage current , when Vds < V dibl ( where Vd respectively ; is the dibi 
voltage at which the DIBL phenomenon occurs ) the leakage FIG . 5 shows two examples of plots of the electrical field 
current density is typically of the order of nanoamps per 55 versus the drain voltage , for a HEMT transistor of a known 
millimeter . Instead , if Vas = 0 and Vds the type and for the present HEMT transistor , respectively ; 
leakage current density may even be of the order of the FIGS . 6-8 and 15 are schematic cross - sectional views ( not 
microamps per millimeter . Since the DIBL phenomenon in scale ) of further embodiments of the present HEMT 
causes premature turning - on of the transistor , there is felt the transistor ; 
need to prevent onset of this phenomenon , or in any case 60 FIGS . 9-14 are schematic cross - sectional views ( not in 
reduce the effects thereof . scale ) of the HEMT transistor illustrated in FIG . 1 , during 
successive steps of a manufacturing method . 
BRIEF SUMMARY 
DETAILED DESCRIPTION 
At least some embodiments of the present disclosure 65 
provide a HEMT transistor that will overcome at least in part FIG . 1 shows a first embodiment of the present HEMT 
the drawbacks of the known art . transistor , designated by 1 . 
50 
exceeds V dibla 
400 nm . 
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In detail , the HEMT transistor 1 comprises a semicon- which is parallel to the second edge Ez , with which it is 
ductor body 2 , which in turn comprises a first layer 4 and a coplanar . In turn , the second side wall P12 forms a fourth 
second layer 6 , referred to hereinafter as the bottom layer 4 edge E4 with the first surface Sa ( not shown in FIG . 2 ) . 
and the top layer 6 , respectively . In addition , the first bottom wall Pb1 and the third side 
The bottom layer 4 is of a first semiconductor material , 5 wall P13 form a fifth edge Es ; further , the third side wall P13 
such as for example a first semiconductor alloy of elements and the third bottom wall Ph3 form a sixth edge E. , which is 
of Groups III and V of the Periodic Table ; purely by way of parallel to the fifth edge Es , with which it is coplanar . In 
example , in what follows it is assumed that the bottom layer addition , the third bottom wall Pb3 and the fourth side wall 
4 is of gallium nitride ( GaN ) . P24 form a seventh edge E7 , which is parallel to the sixth 
The top layer 6 overlies the bottom layer 4 , with which it 10 edge E. , with which it is coplanar . In turn , the fourth side 
is in direct contact , and is of a second semiconductor wall P14 forms an eighth edge E , with the first surface Sq . 
material , such as for example a second semiconductor alloy In even greater detail , the first and third side walls P11 , PE 
of elements of Groups III - V of the Periodic Table , this are set apart from one another by a distance equal to Li 
second semiconductor alloy being different from the first ( measured in a direction perpendicular to the first and third 
semiconductor alloy . Purely by way of example , in what 15 side walls Pal , P13 ) , which thus represents the width of the 
follows it is assumed that the top layer 6 is of aluminum first bottom wall P. The widths of the second and third 
gallium nitride ( AIGAN ) . bottom walls Pb29 Pb3 are instead designated , respectively , 
The bottom layer 4 and the top layer 6 are , for example , by L2 and Lz . In addition , the first and third side walls Pal , 
of an N type . Furthermore , the bottom layer 4 has a thickness P13 have a height equal to H? , measured in a direction 
of , for example , between 20 nm and 7 um , while the top 20 perpendicular to the first bottom wall P11 . Furthermore , as 
layer 6 has a thickness of , for example , between 5 nm and shown in FIG . 1 , each one of the second and fourth side 
walls P12 , P 14 has a respective bottom portion , which extends 
Although not shown , the semiconductor body 2 further starting , respectively , from the third and seventh edges Ez , 
comprises a substrate , made for example of silicon , on E , until it contacts the top layer 6 , this portion having a 
which the bottom layer 4 is formed . Since this substrate is 25 height Hz . 
irrelevant for the purposes of the present disclosure , it will In practice , the trench 15 forms a first cavity 22 and a 
not be mentioned any further in the present description . second cavity 24 , communicating with one another and 
The HEMT transistor 1 further comprises a passivation having the same length . The first cavity 22 gives out onto the 
region 8 , which overlies , in direct contact , the top layer 6 and first surface Sq , overlies the second cavity 24 and has a width 
is made , for example , of silicon nitride . For instance , the 30 equal to L + L2 + Lz ; the second cavity 24 has a width equal 
passivation region 8 has a thickness of 100 nm . The passi- to Lj . Purely by way of example , each of the widths L1 , L2 
vation region 8 forms a first surface Sa of the HEMT and Lz may be comprised between 0.1 um and 10 um ; 
transistor 1 . fur the height Hy may , for example , be comprised 
The HEMT transistor 1 further comprises a gate region between 1 nm and 500 nm , whereas the height H , may , for 
10 , which extends inside a trench 15 and is of conductive 35 example , be comprised between 0 and 500 nm . 
material ; for example , the gate region 10 may be made up of In other words , the first side wall P? and the second 
one or more metal layers , made for example of aluminum , bottom wall Pb2 form a first step , i.e. , a first shoulder , of a 
nickel , or tungsten . lateral structure LS that delimits the trench 15 laterally and 
In detail , the trench 15 extends through the passivation extends from a side of the first bottom surface Pb1 . In 
region 8 , starting from the first surface Sq , as well as through 40 particular , denoting the ensemble of the semiconductor body 
the top layer 6. Furthermore , the trench 15 traverses a top 2 and of the passivation region 8 as the main body , the lateral 
portion of the bottom layer 4 , arranged in contact with the structure LS is formed by the main body . Furthermore , the 
top layer 6 . second bottom wall Pb2 , the second side wall P12 , and the 
In greater detail , the trench 15 is delimited by a first side first surface Sq form a sort of second step of the aforemen 
wall P11 , a second side wall P12 , a third side wall P13 , and a 45 tioned lateral structure LS . The first and second steps are 
fourth side wall P14 , which are mutually parallel and are arranged in succession , in such a way that the lateral 
perpendicular to the first surface Sq . Further , the trench 15 is structure LS assumes a staircase profile . 
delimited by a first bottom wall Pb1 , a second bottom wall The HEMT transistor 1 further comprises a dielectric 
P and a third bottom wall P which are parallel to one region 18 , which is formed , for example , by aluminum 
another and to the first surface Sq . 50 nitride ( AIN ) , or silicon nitride ( SiN ) , or silicon oxide 
In particular , the first bottom wall Pbi extends in the ( SiO2 ) , and coats the first surface Sq . Furthermore , the 
bottom layer 4 , to a first depth ( measured , for example , with dielectric region 18 internally coats the trench 15 , i.e. , coats , 
respect to the first surface Sq ) . Also the second bottom wall among others , the first , second , and third bottom walls P61 , 
Py2 and the third bottom wall P3 extend in the bottom layer P62 , P13 , as well as the first , second , third , and fourth side 
4 , to the same depth , which is less than the aforementioned 55 walls P11 , P12 , P13 and P14 . In this connection , as previously 
first depth . Furthermore , the first side wall P11 connects the mentioned , the first , second , and third bottom walls Pb1 , P62 , 
first and second bottom walls Pb1 , Pb2 ; the third side wall P13 Pb3 are formed by the bottom layer 4 , as also the first and 
connects , instead , the first and third bottom walls Pbi , Pb3 . third side walls P11 , P13 , while each of the second and fourth 
Furthermore , the second side wall P12 connects the second side walls P12 , P24 is formed by the bottom layer 4 , the top 
bottom wall Pb2 to the first surface Sq ; the fourth side wall 60 layer 6 , and the passivation region 8 . 
P14 connects the third bottom wall Pb3 to the first surface Sa In greater detail , the gate region 10 comprises a bottom 
In practice , as shown in greater detail in FIG . 2 , the first portion 11a , arranged within the second cavity 24 , and a 
bottom wall Pbi and the first side wall Pui form a first edge central portion 11b , arranged within the first cavity 22 , on 
Ej ; further , the first side wall P11 and the second bottom wall the bottom portion 11a , with which it is in direct contact . 
Pb2 form a second edge E2 , which is parallel to the first edge 65 The dielectric region 18 surrounds the bottom portion 11a 
E1 , with which it is coplanar . In addition , the second bottom and the central portion 11b of the gate region 10 , which are 
wall Pb2 and the second side wall P12 form a third edge E3 , thus arranged in the trench 15 more internally than the 
62 63 : 
9 
5 
loss of gener lla 
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dielectric region 18 and are coated by the latter . In particular , opposite to the trench 15 and to the top portion 11c of the 
the dielectric region 18 insulates the bottom portion 11a and gate region 10. Each one of the source metallization 26 and 
the central portion 11b of the gate region 10 from the the drain metallization 28 traverses the portion of dielectric 
semiconductor body 2 , as well as from the passivation region 18 arranged on top of the front surface S , and the 
region 8 . portion underlying the passivation region 8 until it contacts 
In even greater detail , the bottom portion 11a and the the top layer 6. In a per se known manner , each one of the central portion 11b of the gate region 10 are both parallel source metallization 26 and the drain metallization 28 may epipedal in shape and have a width D , and a width D2 , be formed , for example , by a corresponding plurality of respectively , with D , < L , and D2 > L . Furthermore , without metal layers ( for example , of titanium , aluminum , and any loss of generality , the bottom portion 11a extends to a 10 tungsten ) ; further , a top portion of each one of the source depth W11a ( measured starting from the first surface S. ) , metallization 26 and the drain metallization 28 extends up to greater than the maximum depth to which the top layer 6 
( designated by W. ) extends ; the central portion 11b extends , a height greater than the height of the second surface Sb . 
instead , to a depth W 1165W Without In greater detail , the second and fourth side walls P12 , P24 any 
ality , in the embodiment shown in FIG . 1 we have W. < W 116. 15 of the trench 15 face the drain metallization 28 and the 
In other words , as shown in greater detail in FIG . 3 , the source metallization 26 , respectively . 
gate region 10 is delimited at the bottom by a first horizontal In use , the gate region 10 , the dielectric region 18 , and the 
wall 01 , a second horizontal wall O2 , and a third horizontal bottom layer 4 form a MOSFET , the channel of which 
wall O3 and by a first vertical wall V , and a second vertical extends in the bottom layer 4 , underneath the first bottom 
wall V2 . In particular , the first horizontal wall O , delimits , at 20 wall Pb1 . This channel , of the normally off type , may be 
the bottom , the bottom portion 11a of the gate region 10 , modulated by applying a voltage to the gate region 10 . 
which is delimited laterally by the first and second vertical In a per se known manner , underneath the interface 
walls V1 , V2 . The central portion 11b of the gate region 10 between the bottom layer 4 and the top layer 6 , thus in the 
is delimited , at the bottom ( in part ) , by the second and third bottom layer 4 , a so - called “ two - dimensional electron gas ” 
horizontal walls 02 , 03. The first vertical wall V , connects 25 ( 2DEG ) is formed , which represents the channel ( of the 
the first and second horizontal walls 01 , 02 , with which it normally on type ) of the HEMT transistor 1. Also this 
forms a corresponding step of the gate region 10. Likewise , channel is modulated by the voltage present on the gate 
the second vertical wall V , connects the first and third region 10 , thanks to the presence , in the top portion 11c of 
horizontal walls 01,03 , with which it forms a corresponding the gate region 10 , of a projection that extends , with respect 
step of the gate region 10. Furthermore , the first horizontal 30 to the underlying central portion 11b , towards the drain 
wall O , and the first vertical wall V form a first edge G1 of metallization 28 , thus overlying a corresponding portion of 
the gate region 10 , parallel to the first edge E , of the trench the two - dimensional electron gas . In other words , the top 
15 , while the first vertical wall V , and the second horizontal layer 6 functions as barrier layer , whereas the bottom layer 
wall O , form a second edge G , of the gate region 10 , parallel 4 functions as buffer layer . 
to the second edge E2 of the trench 15 . The HEMT transistor 1 has thus , as a whole , a channel of 
As shown again in FIG . 3 , the gate region 10 further the normally off type , thanks to the presence of the afore 
comprises a top portion 11c , which extends on the central mentioned MOSFET . Furthermore , it may be shown that the 
portion 11b , with which it is in direct contact . Furthermore , HEMT transistor 1 exhibits a leakage current of the type 
the central portion 11b of the gate region 10 is delimited illustrated in FIG . 4 , where there further appears an example 
laterally by a third vertical wall V2 and a fourth vertical wall 40 of leakage current of a HEMT transistor of a known type . 
V4 , which are parallel to one another and face , respectively , In practice , the HEMT transistor 1 is not affected by the 
the second and fourth side walls P12 , P24 of the trench 15. The DIBL phenomenon . This is due to the fact that , thanks to the 
third vertical wall V2 forms a third edge G3 and a fourth edge presence of the aforementioned first step of the trench 15 , 
G4 of the gate region 10 with the second horizontal wall O2 the electrical field at the aforementioned first edge Ei 
and the top portion 11c of the gate region 10 , respectively . 45 presents a pattern as a function of the drain voltage that is of 
In practice , to a first approximation , the dielectric region the type shown in FIG . 5 ( on the hypothesis of zero gate and 
18 has an approximately constant thickness inside the trench source voltages ) , which further represents an example of the 
15 ; i.e. , it forms a sort of conformal layer that coats the walls corresponding plot of the electrical field that arises in a 
of the trench 15 ; consequently , the part of gate region 10 HEMT transistor of a known type and where the gate region 
contained within the trench 15 is delimited by a surface that 50 is formed in a recess of a traditional shape , at a bottom edge 
follows the profile of the trench 15 ( and thus of the lateral of this recess . In fact , the presence of the aforementioned 
structure LS ) . Consequently , corresponding to each edge ! first step of the lateral structure implies the presence , in the 
step of the trench 15 is an edge / step of the part of gate region semiconductor body 2 , of the third edge Ez ; consequently , 
10 contained within the trench 15 . the electrical field is approximately shared between the first 
Again with reference to FIG . 1 , the portion of dielectric 55 and third edges E1 , Ez . 
region 18 that extends on the first surface S , is delimited at Further possible are embodiments of the type shown in 
the top by a second surface Sh , substantially parallel to the FIG . 1 , but where the trench 15 extends to depths different 
first surface Sq . Furthermore , the top portion 11c of the gate from what has been described previously . For instance , as 
region 10 has a width greater than Li + La + Lz and projects shown in FIG . 6 , it is possible for the first bottom wall Pbi 
laterally both with respect to the second side wall P12 and 60 of the trench 15 to lie in the plane of the interface between 
with respect to the fourth side wall P24 . Without any loss of the bottom layer 4 and the top layer 6. In this case , the gate 
generality , in the embodiment shown in FIG . 1 , the top region 10 is entirely on top of the bottom layer 4. Conse 
portion 11c of the gate region 10 projects laterally from the quently , the second edge E2 of the trench 15 and the 
second side wall P2 to a greater extent than the top portion aforementioned first step of the trench 15 are formed by the 
11c projects from the fourth side wall P14 . 65 top layer 6. The first edge E , is instead still in contact with 
The HEMT transistor 1 further comprises a source met- the bottom layer 4 , and thus guarantees the aforementioned 
allization 26 and a drain metallization 28 , arranged on sides reduction of the electrical field . 
35 
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According to a different embodiment , shown in FIG . 7 , than the first recess 40. The second recess 42 is further 
the HEMT transistor 1 is of the same type as the one shown delimited laterally by the first and third side walls P21 , P13 
in FIG . 1 , apart from the fact that the second edge E2 of the and is designed to house the bottom portion 11a of the gate 
trench 15 is formed by the top layer 6. Without any loss of region 10 , and thus extends to a depth greater than the 
generality , assuming that the passivation region 8 extends to 5 aforementioned depth W11a . The first and second recesses 
a depth Ws , we have W116 > W , even though variations 40 , 42 form the trench 15 . 
where we have W = W , are in any case possible . Next , as shown in FIG . 12 , formed on the first surface Sa In general , the embodiments shown in FIGS . 6 and 7 are and within the trench 15 is a dielectric layer 50 , made , for characterized by low resistances between the source metal example , of aluminum nitride or silicon nitride . The dielec 
lization 26 and drain metallization 28 , since in both cases a 10 tric layer 50 thus coats the walls of the trench 15 and is part of the channel of the MOSFET is formed in the top layer formed , for example , by deposition . 6 ; the consequent greater extension of the two - dimensional Next , as shown in FIG . 13 , the source metallization 26 gas thus entails a reduction of the so - called Ron . 
FIG . 8 shows , instead , a further embodiment in which the and the drain metallization 28 are formed in a per se known 
lateral structure LS comprises more than two steps . For 15 manner . For this purpose , even though not shown in detail , 
instance , without any loss of generality , in the embodiment it is possible to carry out a further photolithographic process 
shown in FIG . 8 the lateral structure LS forms , in addition and a subsequent etching process for removing selectively 
to the aforementioned first and second steps ( the upper edges portions of the dielectric layer 50 and underlying portions of 
of which E2 , E4 are shown in FIG . 8 ) , a further three steps , the passivation region 8 , to form cavities designed to house , 
the upper edges of which are designated by Ex1 , Ex2 , and Ex3 , 20 respectively , the source metallization 26 and the drain met 
respectively . Purely by way of example , the edges Ex1 , Ex2 , allization 28 , which are subsequently formed within these 
and Ex3 are formed by the top layer 6. The central portion 11 cavities by the so - called " lift - off " technique . According to 
of the gate region 10 thus forms another three corresponding the lift - off technique , by photolithography a resist mask is 
additional steps , the upper edges of which are designated by formed , which leaves exposed just the regions of the HEMT 
Gx? , Gx2 and Gz3 , respectively ; without any loss of gener- 25 transistor 1 that are to be overlaid by the source metallization 
ality , in FIG . 8 the edge Gx3 is set coplanar with the interface 26 and by the drain metallization 28. Next , metal material is 
between the bottom layer 4 and the top layer 6 . deposited on the HEMT transistor 1 ; subsequent removal of 
It may be shown that , as the number of steps of the lateral the resist mask also entails removal of the metal material 
structure LS increases , the electrical field present between overlying the resist mask itself . Once the source metalliza 
the gate region 10 and the drain metallization 28 is distrib- 30 tion 26 and the drain metallization 28 are formed , what 
uted more evenly along the lateral structure LS since the remains of the dielectric layer 50 forms the dielectric region 
corresponding peaks , located in the presence of the edges , 18 . 
reduce their own amplitude . In this way , any deterioration of Next , even though not shown , a thermal process is carried 
the HEMT transistor during the turning off steps , in which out , for example at a temperature comprised between 500 ° 
the transistor is subjected to high drain voltages , is pre- 35 C. and 900 ° C. for formation of the contacts . 
vented . Next , as shown in FIG . 14 , the gate region 10 is formed , 
The present HEMT transistor 1 may be produced , for the bottom and central portions 11a , 11b of which extend 
example , by implementing the manufacturing method within the trench 15. Also the gate region 10 may be formed 
described in what follows . Without any loss of generality by a corresponding lift - off process , which envisages forming 
and purely by way of non - limiting example , the manufac- 40 a corresponding resist mask , depositing conductive material 
turing method is described with reference to production of both on the mask and on the portion of HEMT transistor 1 
the HEMT transistor 1 shown in FIG . 1 . left free from the mask , and subsequently removing the 
Initially , as shown in FIG . 9 , the main body , including the resist mask and the conductive material arranged on top of 
semiconductor body 2 and the passivation region 8 , is it . 
provided in a per se known manner . As regards , instead , embodiments of the type shown in 
Next , as shown in FIG . 10 , in a per se known manner , a FIG . 8 , i.e. , embodiments in which the lateral structure LS 
photolithographic process and a subsequent etching process forms more than two steps , they may be formed for example 
are carried out in order to remove selectively a portion of the by carrying out the steps ( not shown ) of : 
passivation region 8 , an underlying portion of the top layer a ) removing selectively a top portion of the main body for 
6 , and an underlying portion of the bottom layer 4 for 50 removing a corresponding recess , delimited by a bottom 
forming a first recess 40 , which has the shape of a parallel- surface ; 
epiped and has a depth greater than the aforementioned b ) starting from the aforementioned bottom surface , 
depth W116 . The first recess 40 is delimited , at the bottom , removing selectively an underlying portion of main body for 
by a plane surface SR , formed by the bottom layer 4 , and is forming a further recess , delimited by a respective bottom 
designed to house the central portion 11b of the gate region 55 surface , the further recess having a width smaller than the 
10 and the portion of dielectric region 18 that coats it . previous recess and being laterally staggered with respect to 
Next , as shown in FIG . 11 , in a per se known manner a the side walls of the previous recess ; and 
further photolithographic process and a subsequent further c ) iterating step b ) until formation of the desired number 
etching process are carried out in order to remove selectively 
a portion of the bottom layer 4 , starting from the plane 60 In the case where the manufacturing method just 
surface SR . In particular , a portion of the bottom layer 4 that described above is adopted , the shape of the trench 15 may 
forms a central portion of the plane surface SR is removed , differ from what is shown in FIG . 8 ; in particular , the portion 
said central portion separating a pair of lateral portions of the of trench 15 facing the source metallization 26 may include 
plane surface SR , which in turn form the second and third a number of steps equal to that of the lateral structure LS . 
bottom walls P62 , Pb3 , respectively , of the trench 15. In this 65 From what has been described and illustrated previously , 
way , a second recess 42 is formed , which is delimited at the the advantages that the present solution affords emerge 
bottom by the first bottom wall Pbi and has a smaller width clearly . 
45 
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In particular , the present HEMT transistor is substantially other words , in general the walls and the vertical surfaces 
immune from the DIBL phenomenon since , in use , the may be not perfectly orthogonal to the first surface Sa 
electrical field at the first edge E1 ( in contact with the first The various embodiments described above can be com 
layer 4 ) is reduced , thanks to the presence in the semicon- bined to provide further embodiments . These and other 
ductor body 2 of at least the third edge Ez . 5 changes can be made to the embodiments in light of the 
In conclusion , it is clear that modifications and variations above - detailed description . In general , in the following 
may be made to what has been described and illustrated so claims , the terms used should not be construed to limit the 
far , without thereby departing from the scope of the present claims to the specific embodiments disclosed in the speci 
disclosure . fication and the claims , but should be construed to include 
For instance , each one of the source metallization 26 and 10 all possible embodiments along with the full scope of 
the drain metallization 28 may penetrate in part within the equivalents to which such claims are entitled . Accordingly , the claims are not limited by the disclosure . top layer 6 , as well as possibly also in a top portion of the The invention claimed is : bottom layer 4 . 1. A method for manufacturing a normally off heterostruc The bottom layer 4 may include a respective top portion 15 ture field - effect transistor ( HEMT ) , comprising : and a respective bottom portion ( not shown ) , which are forming a trench that extends through a portion of a first 
doped for example with carbon atoms ; in this case , the top semiconductor layer of semiconductor heterostructure portion is doped with carbon atoms to an extent smaller than and through a second semiconductor layer that is on the 
the bottom portion and functions as so - called channel layer , first semiconductor layer , the trench including a bottom 
whereas the bottom portion of the bottom layer 4 functions 20 wall of the trench ; 
as buffer layer . In this case , if the second and third bottom forming a first step having first and second walls in the 
walls P62 , Pb3 are formed by the bottom layer 4 , they may be trench by forming a lateral structure that delimits a part 
formed indifferently by the top portion or by the bottom of the trench laterally , wherein the first wall extends 
portion of the bottom layer 4 . upwardly from the bottom wall and the second wall 
Doping of the semiconductor body 2 may be of a type 25 extends outwardly from the first wall , wherein forming 
different from what has been described . For instance , the the lateral structure includes : 
bottom layer 4 and the top layer 6 may be of a P type . forming the lateral structure with a staircase shape ; 
As regards the trench 15 , the portion of trench 15 arranged forming a second step that includes a third wall and a 
between the first bottom wall Pb1 and the source metalliza fourth wall , the third wall being part of the semi 
tion 26 may have a shape different from what has been 30 conductor heterostructure , the fourth wall extending 
described . For instance , embodiments are possible of the laterally from the third wall ; and 
type shown in FIG . 1 but where the third bottom wall Pb3 is forming a third step positioned between the first step 
absent , in which case the third and fourth side walls P13 , P 24 and the second step , the third step including a fifth 
are replaced by a single side wall . In this connection , it may wall extending from the second wall of the first step 
be noted how , for the purposes of prevention of the DIBL 35 and a sixth wall extending from the fifth wall to the 
phenomenon , the shape of the further lateral structure that third wall of the second step ; 
delimits the trench 15 laterally and is opposite to the lateral forming a dielectric layer in the trench on the semicon 
structure LS is to a first approximation irrelevant since the ductor heterostructure and on the bottom wall , and the 
electrical field between the source metallization 26 and the first and second walls of the first step ; and 
gate region 10 is less intense than the electrical field present 40 forming a gate region of conductive material on the first 
between the gate region 10 and the drain metallization 28 . step . 
The passivation region 18 may be absent , in which case 2. The method according to claim 1 , further comprising 
the first surface S? is formed by the top layer 6 . forming a first electrode region and a second electrode 
Again , as shown in FIG . 15 , between the bottom layer 4 region , the trench being arranged between the first and 
and the top layer 6 there may be present a spacer layer 200 , 45 second electrode regions . 
made , for example , of aluminum nitride and having a 3. The method according to claim 1 , wherein forming the 
smaller thickness , for example of 1 nm ; the spacer layer 200 second step includes forming the third wall and the fourth 
has the purpose of improving the mobility of the two- wall in the second semiconductor layer . 
dimensional electron gas . In general , there are thus possible 4. The method according to claim 1 , wherein forming the 
further embodiments that correspond to embodiments 50 gate region includes forming a first portion which is 
described previously but further include the spacer layer arranged in the trench and includes , on a first side of the first 
200. In these further embodiments , the spatial distribution of portion , a surface that forms a step of the gate region , said 
the steps and of the edges of the lateral structure LS may , for step of the gate region being surrounded by , and physically 
example , correspond to that of the corresponding embodi- separated from , the semiconductor heterostructure . 
ments described previously in the sense that , if in a previous 55 5. The method according to claim 4 , wherein forming the 
embodiment an edge of a step is formed by a given layer ( for gate region further comprises forming a second portion 
example , the bottom layer 4 or the top layer 6 ) , in the which extends on the first portion and projects laterally from 
corresponding further embodiment the corresponding edge the trench . 
is again formed by that given layer . 6. The method according to claim 1 , wherein the first and 
Once again with reference to the lateral structure LS , even 60 second semiconductor layers are of two materials that are 
though previously orthogonal steps have been described , configured to generate a two - dimensional electron gas in the 
i.e. , steps that connect pairs of horizontal surfaces by vertical first semiconductor layer . 
surfaces , it is , however , possible for the vertical surfaces of 7. The method according to claim 1 , further comprising 
one or more steps to be transverse with respect to the forming an insulator on the second semiconductor layer , 
corresponding horizontal surfaces and / or for one or both of 65 wherein : 
the horizontal surfaces of one or more steps to be replaced forming the trench includes forming the trench through 
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forming the dielectric layer includes forming an upper subsequently forming a second recess in the semicon 
portion of the dielectric layer on the insulator such that ductor heterostructure , the second recess having a 
the insulator is positioned between a bottom surface of width smaller than the first recess and being delim 
the upper portion of the dielectric layer and a top ited at least in part by the first semiconductor layer ; 
surface of the second semiconductor layer . forming a second step that includes a third wall and a 
8. A method for manufacturing a normally off HEMT fourth wall , the third wall being formed by the transistor , the method comprising : semiconductor heterostructure , the fourth wall forming a trench that extends through a portion of a first extending laterally from the third wall , wherein 
semiconductor layer of a semiconductor heterostruc forming the lateral structure includes forming the ture and through a second semiconductor layer that is 10 first and second steps on a first side of the trench and on the first semiconductor layer wherein forming the forming a planar structure on a second side of the trench further includes : 
forming a first step that includes a first wall and a trench opposite the first side , the planar structure 
second wall by forming a lateral structure that delim having a wall that extends from the first semicon 
its laterally a part of the trench , forming the first step 15 ductor layer and completely through the second 
includes : semiconductor layer , the wall of the planar structure 
forming a first recess in the semiconductor hetero having a first height ; 
structure , the first recess having a bottom delim forming a gate region of conductive material within the 
ited by a surface of the semiconductor heterostruc trench ; and 
ture ; and forming a dielectric layer between the gate region and 
subsequently forming a second recess in the semi the semiconductor heterostructure ; 
conductor heterostructure , the second recess hav the first wall is formed by the first semiconductor layer 
ing a width smaller than the first recess and being and is parallel to the wall of the planar structure ; and 
delimited at least in part by the first semiconductor the third wall is formed by the second semiconductor 
layer ; layer and is parallel to the wall of the planar struc 
forming a second step that includes a third wall and a ture . 
fourth wall , the third wall being formed by the 12. The method according to claim 11 , wherein the first 
semiconductor heterostructure , the fourth wall wall has a first height , the planar surface has a second height , extending laterally from the third wall ; and and the third wall has a third height , the second height being forming a third step positioned between the first step 30 greater than a sum of the first height and the third height . and the second step , the third step including a fifth 13. A method for manufacturing normally off heterostruc wall extending from the second wall of the first step 
and a sixth wall extending from the fifth wall to the ture field - effect transistor ( HEMT ) , the method comprising : 
third wall of the second step ; in a semiconductor heterostructure including a first semi 
forming a gate region of conductive material within the 35 conductor layer and a second semiconductor layer 
trench ; and arranged on top of the first layer , forming a trench that 
forming a dielectric layer between the gate region and the extends through the second semiconductor layer and a 
semiconductor heterostructure . portion of the first semiconductor layer ; 
9. The method according to claim 8 , wherein : forming a passivation layer on the second semiconductor 
forming the dielectric layer includes internally coating the 40 layer ; 
first and second recesses with the dielectric layer ; and forming a conductive gate region extending in the trench 
forming the gate region includes forming the gate region through the passivation layer and the semiconductor 
in contact with the dielectric layer . heterostructure ; and 
10. The method according to claim 8 , further comprising forming a dielectric region coating the gate region and 
forming an insulator on the second semiconductor layer , 45 contacting the semiconductor heterostructure and the 
wherein : passivation layer , wherein forming the trench includes : 
forming the trench includes forming the trench through defining a planar structure on a first side of the trench , 
the insulator ; and the planar structure having a wall that extends from 
forming the dielectric layer includes forming an upper the first semiconductor layer to the passivation layer 
portion of the dielectric layer on the insulator such that 50 through the second semiconductor layer ; and 
the insulator is positioned between a bottom surface of defining a stepped structure at a second side of the 
the upper portion of the dielectric layer and a top trench opposite to the first side , the stepped structure 
surface of the second semiconductor layer . including a first and a second step , the first step 
11. A method for manufacturing a normally off HEMT including a first wall formed by the first semicon 
transistor comprising : ductor layer and parallel to the planar structure and 
forming a trench that extends through a portion of a first a second wall extending laterally from the first wall , 
semiconductor layer of a semiconductor heterostruc the second step including a third wall formed by the 
ture and through a second semiconductor layer that is second semiconductor layer and parallel to the planar 
on the first semiconductor layer , wherein forming the structure and a fourth wall extending laterally from 
trench further includes : the third wall , wherein forming the first step 
forming a first step that includes a first wall and a includes : 
second wall by forming a lateral structure that delim forming a first recess in the semiconductor hetero 
its laterally a part of the trench , forming the first step structure , the first recess having a bottom delim 
includes : ited by a surface of the semiconductor heterostruc 
forming a first recess in the semiconductor heterostruc- 65 ture ; and 
ture , the first recess having a bottom delimited by a subsequently forming a second recess in the semi 
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ing a width smaller than the first recess and being 
delimited at least in part by the first semiconductor 
layer . 
14. The method according to claim 13 , wherein the first 
wall has a first height , the planar structure has a second 5 
height , and the third wall has a third height , the second 
height being greater than a sum of the first height and the 
third height . 
* 
